Structure and Notation for a Prefix Circuit

Overview of Prefix Circuits
• The circuit size is total number of operation nodes
• The circuit depth is the length of the longest path
• The circuit fan-in is the maximum fan-in of all nodes
• The circuit fan-out is the maximum fan-out of all nodes 
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Power-speed Trade-off
Power-Speed Trade-off Example
• Assume maximum acceptable delay is 6.4 µs
• Power reduction of about 1.6 times can be obtained without speed loss by using LYD prefix circuit compared with using the divide-and-conquer prefix circuit 
